Design and Simulation of a Two Stages OPAMP Using Positive Feedback for Achieving to a High Unity Gain Bandwidth and a High DC Gain
Subject Areas : electrical and computer engineering
P.
Moallem
1
A.
Shiri Sichani
2
Keywords: Unity gain bandwidthDC gainpositive feedback,
Abstract :
The Fabrication of switch capacitor Filters and continuous time CMOS circuits, with a suitable unity gain bandwidth, a high DC gain and a high quality factor are a major challenge in integrated circuits design basically. This article is proposed a novel positive feedback topology for designing of OPAMP kernel and then a sample of OPAMP based on this method by tuning of the fabrication parameters is designed. The results of simulations which are done in frequency and time domain demonstrate that unity gain bandwidth of the designed OPAMP is greater than 1.4GHz and DC gain is greater than 108dB that in comparison with similar designs based on positive feedback can demonstrate there are plentiful increment in unity gain bandwidth and suitable increment in DC gain. The phase margin of the designed OPAMP is greater than 170 degree. Moreover, investigation of the proposed design outputs in time domain demonstrates the stability of the proposed OPAMP.
[1] G. Nicollini, P. Conffalnoieri, and D. Senderowicz, "A fully differential sample - and - hold circuit for high-speed applications," IEEE J. of Solid-State Circuits, vol. 24, no. 5, pp. 1461-1465,Oct. 1989.
[2] E. Sackinger and W. Guggenbuhl, "A high - swing high – impedance MOS cascode circuit," IEEE J. of Solid-State Circuits, vol. 25, no. 1, pp. 289-298, Feb. 1990.
[3] R. G. Eschauizer, L. P. T. Kerklaan, and J. H. Huising, "A 100 – MHz 100-dB operational amplifier with multipath nested miller compensation structure," IEEE J. of Solid - State Circuits, vol. 27,no. 12, pp. 1709-1717, Dec. 1992.
[4] R. M. Ziazadeh, H. T. Ng, and D. J. Allost, "A multistage amplifier topology with embedded tracking compensation," in Proc. of IEEE Custom Integrated Circuits Conf., (CICC98), pp. 361-364,May 1998.
[5] F. You, S. H. Embabi, and E. Sanchez - Sincencio, "A multistage amplifier topology with nested Gm - C compensation for low - voltage application," in Proc. IEEE Int. Solid-State Circuits Conf.(IISSCC97), pp. 348-349, Feb. 1997.
[6] C. A. Laber and P. R. Gray, "A positive - feedback transconductance amplifier applications to high frequency, high - Q CMOS switched - capacitor filters," IEEE J. Solid - State Circuits, vol. 23, no. 6, pp.1370-1378, Dec. 1988.
[7] R. Wang and R. Harjiani, "Partial positive feedback for gain -enhancement of LOW - Power CMOS OTAs," Analog Integrated Circuits and Signal Processing, vol. 8, no. 1, pp. 21-35, Jul. 1995.
[8] K. Bult and G. J. H. Geelen, "A fast - settling CMOS operational amplifier for SC circuits with 90 - dB DC gain," IEEE J. of Solid - State Circuits, vol. 25, no. 6, pp. 1379-1384, Dec. 1990.
[9] M. M. Amourah and R. L. Geiger, "A high gain strategy with positive feedback gain enhancement technique," in Proc. of 2001 IEEE Int. Symp. on Circuits and Systems, pp 631-634, May 2001.
[10] M. Franco, Analog Designe for VLSI System, Kluwer Academic Publisher, 2003.
[11] D. Allstot, "A precision variable supply CMOS comparator," IEEE J. Solid - State Circuits, vol. 17, no. 6, pp. 1080-1087, Dec. 1982.